Previous Topic: IDAELSYM03 - INTERR: SYM table DT stamp discrepancy found in PGM pgm-nameNext Topic: IDAEPLTP01 - Ideal PLT task to build in-core MODULE table failed


IDAELSYM04 - INTERR: SYM BLV entry not found

Reason:

In the process of loading the symbol table, a discrepancy was found between the SMT BLV and PGM BLV.

Action:

This is an internal system error. Contact CA Technical Support.

IDAEPLTP01 - IDAEPLTP27